M

	Application No.	Applicant(s)
Notice of Allowability	10/073,220	TAJIMA, MINORU
	Examiner	Art Unit
	Kimberly E Glenn	2817
- The MAILING DATE of this communication appears on the cover sheet with the correspondence address- All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.		
1. A This communication is responsive to 12/10/2003.		
2. ☑ The allowed claim(s) is/are <u>1-20</u> .		
3. 🔀 The drawings filed on 13 February 2002 are accepted by the Examiner.		
4.		
Attachment(s) 1. ☐ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)	6. Interview Summary Paper No./Mail Da	ate
 Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date 	8), 7. X Examiner's Amend	ment/Comment
4. Examiner's Comment Regarding Requirement for Deposit		ent of Reasons for Allowance
of Biological Material	9. Other	

Application/Control Number: 10/073,220

Art Unit: 2817

REASONS FOR ALLOWANCE

The following is an examiner's statement of reasons for allowance: The prior art of record does not disclose or fairly teach a interdigital capacitor disposed on the same surface of a dielectric substrate as a conductive line wherein the interdigital capacitor is sandwiched between the chip capacitor and the dielectric substrate.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Dupree et al US Patent 6,243,253 discloses a surface mounted multilayer capacitor. Barnes US Patent 3,764,938 discloses an interdigital capacitor useful as DC bias break in diode oscillator circuits. Takaya et al US Patent 5,225,969 discloses a multilayer hybrid circuit. JP2003-304105 discloses an interdigital capacitor arranged parallel to a chip capacitor. Asakura JP 06232672 discloses a chip capacitor connected in parallel with an interdigital capacitor.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kimberly E Glenn whose telephone number is (571)-272-1761. The examiner can normally be reached on Monday-Friday 7:30 to 4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal can be reached on (571)-272-1769. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Kimberly E Glenn

Page 3

Examiner

Art Unit 2817

keg

BENNY T. LEE
PRIMARY EXAMINER
ART UNIT 2817